Reduced 1/f noise in p-Si0.3Ge0.7 metamorphic metal–oxide–semiconductor field-effect transistor by Myranov, Maksym et al.
  
University of Warwick institutional repository: http://go.warwick.ac.uk/wrap
This paper is made available online in accordance with 
publisher policies. Please scroll down to view the document 
itself. Please refer to the repository record for this item and our 
policy information available from the repository home page for 
further information.  
To see the final version of this paper please visit the publisher’s website. 
Access to the published version may require a subscription. 
 
Author(s): M. Myronov, O. A. Mironov, S. Durov, T. E. Whall, E. H. C. 
Parker, T. Hackbarth, G. Höck, H.-J. Herzog, and U. König   
Article Title: Reduced 1/f noise in p-Si0.3Ge0.7 metamorphic metal–
oxide–semiconductor field-effect transistor 
Year of publication: 2004 
Link to published version: http://dx.doi.org/10.1063/1.1643532 
Publisher statement: None 
 
 
 
 
  
University of Warwick institutional repository: http://go.warwick.ac.uk/wrap
This paper is made available online in accordance with 
publisher policies. Please scroll down to view the document 
itself. Please refer to the repository record for this item and our 
policy information available from the repository home page for 
further information.  
To see the final version of this paper please visit the publisher’s website. 
Access to the published version may require a subscription. 
 
Author(s): M. Myronov, O. A. Mironov, S. Durov, T. E. Whall, E. H. C. 
Parker, T. Hackbarth, G. Höck, H.-J. Herzog, and U. König   
Article Title: Reduced 1/f noise in p-Si0.3Ge0.7 metamorphic metal–
oxide–semiconductor field-effect transistor 
Year of publication: 2004 
Link to published version: http://dx.doi.org/10.1063/1.1643532 
Publisher statement: None 
 
 
 
 
APPLIED PHYSICS LETTERS VOLUME 84, NUMBER 4 26 JANUARY 2004Reduced 1Õf noise in p-Si0.3Ge0.7 metamorphic metal–oxide–semiconductor
field-effect transistor
M. Myronov,a) O. A. Mironov, S. Durov, T. E. Whall, and E. H. C. Parker
Department of Physics, University of Warwick, Coventry CV4 7AL, United Kingdom
T. Hackbarth, G. Ho¨ck, H.-J. Herzog, and U. Ko¨nig
DaimlerChrysler Research Center, Wilhelm-Runge Str. 11, D-89081 Ulm, Germany
~Received 15 August 2003; accepted 24 November 2003!
We have demonstrated reduced 1/f low-frequency noise in sub-mm metamorphic high Ge content
p-Si0.3Ge0.7 metal–oxide–semiconductor field-effect transistors ~MOSFETs! at 293 K. Three times
lower normalized power spectral density ~NPSD! SID /ID
2 of drain current fluctuations over the
1–100 Hz range at VDS5250 mV and VG2Vth521.5 V was measured for a 0.55 mm effective
gate length p-Si0.3Ge0.7 MOSFET compared with a p-Si MOSFET. Performed quantitative analysis
clearly demonstrates the importance of carrier number fluctuations and correlated mobility
fluctuations ~CMFs! components of 1/f noise for p-Si surface channel MOSFETs, and the absence
of CMFs for p-Si0.3Ge0.7 buried channel MOSFETs. This explains the reduced NPSD for
p-Si0.3Ge0.7 MOSFETs in strong inversion. © 2004 American Institute of Physics.
@DOI: 10.1063/1.1643532#Low-frequency ~LF! noise is becoming a major concern
for continuously scaled down Si metal–oxide–
semiconductor field-effect transistor ~MOSFET! devices,
since the 1/f noise increases as the reciprocal of the device
area. Excessive LF noise and fluctuations could lead to seri-
ous limitations on the functionality of analog and digital cir-
cuits. Replacing bulk Si MOSFETs with a buried channel
SiGe hetero-MOSFET could significantly reduce 1/f noise
and increase drive current. We have demonstrated a reduced
normalized power spectral density ~NPSD! SID /ID
2 of drain
current fluctuations in a metamorphic high Ge content
p-Si0.3Ge0.7 MOSFET compared to a bulk p-Si one. Previ-
ously, reduced LF noise was reported in pseudomorphic
p-SiGe MOSFETs in comparison with p-Si.1–5 Opposite re-
sults were published as well.4–6
The multilayer SiGe heterostructure was grown by solid-
source molecular-beam epitaxy ~SS-MBE! on a n-type (1
31015 cm23) Si~001! wafer. It consists of a 2.5 mm relaxed
Si12yGey , linearly graded, virtual substrate with a final Ge
composition y50.4, a 500 nm Si0.6Ge0.4 :Sb (5
31017 cm23) doped layer acting as a ‘‘punch-through stop-
per’’ to avoid short channel effects, a 5 nm Si0.6Ge0.4 spacer
layer, a 9 nm compressive-strained Si0.3Ge0.7 channel, and a
4 nm tensile-strained Si cap layer. The p-Si0.3Ge0.7 MOSFET
devices were fabricated using a reduced thermal budget pro-
cess at 650 °C to minimize Ge outdiffusion from the strained
Si0.3Ge0.7 channel7 and to avoid Sb penetration into the chan-
nel. The 200 nm of SiO2 was deposited by plasma enhanced
chemical vapor deposition ~PECVD! as a field oxide. In the
active transistor area, the field oxide was removed by wet
chemical etching. After a cleaning step, the gate oxide was
fabricated by depositing a 7 nm remote PECVD ~RPECVD!
SiO2 layer at 330 °C, followed by an anneal in N2O ambient
at 650 °C for 1 min. The source and drain contacts were
a!Electronic mail: m.myronov@warwick.ac.uk6100003-6951/2004/84(4)/610/3/$22.00
Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject tofabricated by BF2
1 implantation at an energy 40 keV, dose of
431015 cm22, and activated at 650 °C for 30 s. Finally, Al
gate and Ti/Pt/Au contacts metallization were evaporated.
The p-Si MOSFET devices were fabricated on SS-MBE
grown 100 nm Si epilayers on n-type (131017 cm23)
Si~001! wafers using a self-aligned gate process with 9 nm of
dry thermally grown SiO2 at 800 °C for 120 min and had a
300 nm p-type (531019 cm23) polycrystalline silicon gate.
The LF noise was measured using an HP 35670A dy-
namic signal analyzer and custom-made preamplifier con-
taining OPA637 ~Texas Instruments! and LT1028 ~Linear
Technology! operational amplifiers in the first stage. All
measurements were done on MOSFETs with an effective
gate length of 0.55 mm and gate width 50 mm in an electri-
cally shielded room at 293 K.
The LF noise measurements were performed at VDS5
250 mV, from subthreshold to the strong inversion region
(VG2VTH from 0.5 to 23 V! of MOSFET operation. A typi-
cal NPSD SID /ID
2 of drain current fluctuations versus fre-
quency in the range of 1 – 105 Hz is presented in Fig. 1. The
spectra are dominated by a flicker, 1/f component, at LF and
thermal noise in the high-frequency range. Over three times
lower 1/f noise for p-Si0.3Ge0.7 MOSFET is clearly visible
from Fig. 1. We have not observed a generation–
recombination ~GR! noise component at any gate overdrive
voltage. This is usually manifested as bumps in the spectra.
GR noise could appear in the spectra due to Sb diffusion into
the Si0.3Ge0.7 channel from the Sb-doped ‘‘punch-through’’
stopper or the existence of deep levels in the heterostructure.
Thus, we can confirm the absence of these defects and con-
taminations after the full MOSFET fabrication process.
The NPSD SID /ID
2 in the 1/f region is described in terms
of carrier number fluctuations ~CNFs!, correlated mobility
fluctuations ~CMFs!, and source–drain series resistance fluc-
tuations ~SDRFs!:8© 2004 American Institute of Physics
 AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
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2 5~11ameffCID /gm!2S gmID D
2
SVfb1S IDVDSD
2
SRSD,
~1!
where a is the Coulomb scattering coefficient, meff is the
effective mobility, SVfb5SQit /(WLC
2) is the flat-band volt-
age spectral density with SQit being the interface charge
spectral density per unit area. C is the gate oxide capacitance
Cox , in the case of the Si MOSFET or CoxCcap /(Cox
1Ccap) in the case of the MOSFET with a SiGe buried chan-
nel separated from SiO2 by the Si cap layer with capacitance
Ccap . The maximum of effective mobility in p-Si and
p-Si0.3Ge0.7 MOSFETs are 110 cm2 V21 s21 and 490
cm2 V21 s21, respectively. The flat-band voltage spectral den-
sity is defined by:8,9
SVfb5
q2kBTNst
WLCox
2 f g 5
q2kBTlNt
WLCox
2 f g , ~2!
where f is the frequency, g is the characteristic exponent
close to unity, kBT is the thermal energy, Nst is a density of
traps near the Si/SiO2 and/or Si/Si0.3Ge0.7 interface, l is the
tunnel attenuation distance to the Si cap and/or SiO2 , and Nt
is the volumetric trap density in the Si cap and/or SiO2 . The
values of extracted fitting parameter Nst in p-Si and
p-Si0.3Ge0.7 MOSFETs are 53109 eV21 cm22 and 4
3108 eV21 cm22, respectively. The spectral density of
SDRF is defined by:10
SRSD5aH
–
SD
RSD
2
f NSD ;
RSD
2
f , ~3!
where aH
–
SD is the Hooge parameter for 1/f noise in the
series resistance, NSD is the total number of free carriers, and
RSD is the source–drain series access resistance. The ex-
tracted values of SRSD for p-Si and p-Si0.3Ge0.7 MOSFETs
are 7.031026 ohm2 Hz21 and 1.231027 ohm2 Hz21, re-
spectively.
CMF can be important from the onset of strong inver-
sion mode (VG>VTH) of MOSFET operation. Typically,
FIG. 1. NPSD of drain current fluctuations as a function of frequency for
p-Si0.3Ge0.7 and p-Si MOSFETs.Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject toSDRF can appear at high gate voltages, when the channel
resistance reduces to the value of source–drain series access
resistance.
Figure 2 shows the NPSD of drain current fluctuations at
f 51 Hz as a function of gate overdrive voltage. In the sub-
threshold region, the 1/f noise depends only on the number
of traps near the SiO2 /Si interface for the surface channel
p-Si MOSFET and near both the SiO2 /Si and Si/Si0.3Ge0.7
interfaces for the buried channel p-Si0.3Ge0.7 MOSFET, and
is described by CNF. In this region, the NPSD of the p-Si
MOSFET is three times lower than in the p-Si0.3Ge0.7 ~Fig.
2!. This is explained by a better quality of thermally grown
SiO2 at 800 °C in the p-Si MOSFET compared to the
RPECVD deposited SiO2 at 330 °C in the p-Si0.3Ge0.7 de-
vice. In the strong inversion region, at VG2VTh521.5 V,
the NPSD of the p-Si0.3Ge0.7 MOSFET is more than three
times lower than in p Si. At high gate overdrive voltages, the
NPSD of the p-Si0.3Ge0.7 MOSFET slightly increases. This
indicates the stronger contribution of SDRF because of
source–drain series access resistance becomes comparable to
the channel region resistance at high gate overdrive voltages.
Figure 3 shows how measured and calculated power
spectral density ~PSD! vary with device conductance for the
p-Si MOSFET. This curve fit very well with CNF, CMF, and
SDRF using Eq. ~1!. The Coulomb scattering coefficient a
583104 V s/C extracted from the fitting of experimental
data for a p-Si MOSFET is close to the predicted value of
105 V s/C for holes.8
Figure 4 shows the variation of PSD with device con-
ductance for the p-Si0.3Ge0.7 MOSFET. It is completely ex-
plained with CNF and SDRF, which reduces Eq. ~1! for the
NPSD to
SID /ID
2 5S gmID D
2
SVfb1S IDVDSD
2
SRSD. ~4!
This behavior is caused by the difference in the distance
from traps near the Si/SiO2 interface to carriers in the surface
Si channel, and the Si0.3Ge0.7 buried channel separated by a 4
nm Si cap layer from the SiO2 . This was confirmed by the
FIG. 2. NPSD of drain current fluctuations as a function of overdrive gate
voltage for p-Si0.3Ge0.7 and p-Si MOSFETs at f 51 Hz. AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
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for both devices ~Fig. 5!. In the strong inversion region of
MOSFET operation, these traps act as powerful fluctuating
scattering centers for holes in the channel.
In conclusion, a significant reduction in LF noise in a
high Ge content metamorphic p-Si0.3Ge0.7 MOSFET com-
FIG. 3. PSD dependence on device conductance for p-Si MOSFET at f
51 Hz. Open diamonds correspond to measured PSD.
FIG. 4. PSD dependence on device conductance for p-Si0.3Ge0.7 MOSFET
at f 51 Hz. Open diamonds correspond to measured PSD.Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject topared to a bulk p-Si MOSFET designed for deep sub-mm
technology was reported. This advantage was realized in de-
vices with Leff50.55 mm, which is pertinent to current Si
technology. In the linear region of MOSFET operation, the
reduction in 1/f noise of NPSD is greater than a factor of 3.
PSD in the p-Si MOSFET was well described with the help
of CNF, CMF, and SDRF components of 1/f noise. Analysis
of the p-Si0.3Ge0.7 MOSFET PSD showed the absence of
CMF component due to the existence of the Si cap layer in
the p-Si0.3Ge0.7 MOSFET, which further separates the holes
in the buried Si0.3Ge0.7 channel from traps near the Si/SiO2
interface.
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